


8		7		6		5		4		3		2		1					
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.												REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD		
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.														381734	ENGINEERING RELEASED	DATE	DATE		
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.												08				05/19/05	?		
												5/19/05							
D	PDF	CSA	CONTENTS	SYNC	MASTER	DATE	PDF	CSA	CONTENTS	SYNC	MASTER	DATE	PDF	CSA	CONTENTS	SYNC	MASTER	DATE	D
	2	2	System Block Diagram	FINO-DD	MASTER		38	54	CPU AVDD VREG	FINO-MS	05/18/2005		74	132	Vesta Ethernet PHY	Q63	05/18/2005		
	3	4	Power Block Diagram	FINO-PC	05/18/2005		39	55	T,V,I SENSORS	FINO-MS	05/18/2005		75	136	ETHERNET CONNECTOR	FINO-HC	05/18/2005		
	4	5	Table Items	FINO-DD	MASTER		40	56	CPU ALIASES & MISC	FINO-MS	05/18/2005		76	138	Shasta FireWire	Q63	05/18/2005		
	5	6	FUNC TEST 1 OF 2	FINO-ME	05/18/2005		41	58	KODIAC NBMEM PWR & CAPS	Q63	05/18/2005		77	139	Vesta FireWire PHY	Q63	05/18/2005		
	6	7	Power Conn / Alias	M23-PC	05/18/2005		42	59	Kodiak Memory Dq/Ctl	FINO-RT	05/18/2005		78	140	FIREWIRE CONNECTORS	FINO-HC	05/18/2005		
	7	8	Signal Alias	FINO-DD	MASTER		43	61	Parallel Term	FINO-RT	05/18/2005		79	142	USB Host Interfaces	Q63	05/18/2005		
	8	9	FUNC TEST 2 OF 2	FINO-ME	05/18/2005		44	62	Main Memory Clock Buffer	FINO-RT	05/18/2005		80	143	USB Device Interfaces	FINO-MB	05/18/2005		
	9	11	1.8V Vreg	M23-PC	05/18/2005		45	63	MEMORY ADDR BRANCHING	FINO-EG	05/18/2005		81	144	Flash Media Ctrl	FINO-PC	05/18/2005		
	10	12	1.5V Vreg	FINO-PC	05/18/2005		46	67	Memory Dimm A	FINO-RT	05/18/2005		82	145	Flash Connector	FINO-PC	05/18/2005		
C	11	13	1.2V Vreg	FINO-PC	05/18/2005		47	68	MLB Mem Series Term	FINO-RT	05/18/2005		83	147	AUDIO: CODEC	FINO-SO	05/18/2005		C
	12	15	2.5V Vreg	FINO-PC	05/18/2005		48	69	On-Board DDR SDRAM	FINO-RT	05/18/2005		84	148	AUDIO: LINE INPUT AMP	FINO-SO	05/18/2005		
	13	16	5V & 3.3V Fets	FINO-PC	05/18/2005		49	70	On-Board DDR SDRAM	FINO-RT	05/18/2005		85	150	AUDIO: LINE OUT AMP	FINO-SO	05/18/2005		
	14	17	Vesta Core / Misc	FINO-HC	05/18/2005		50	82	KODIAK PCI-E X16	Q63	05/18/2005		86	152	AUDIO: SPEAKER AMP	FINO-SO	05/18/2005		
	15	19	KODIAK CORE & BYPASS	Q63	05/18/2005		51	84	GPU PCIe	FINO-DD	MASTER		87	153	AUDIO: CONNECTORS	FINO-SO	05/18/2005		
	16	20	KODIAK & SHASTA MISC	FINO-ME	05/18/2005		52	85	Graphics Vregs	M23-DD	MASTER		88	154	AUDIO: POWER SUPPLIES	FINO-SO	05/18/2005		
	17	23	Shasta Core Power	Q63	05/18/2005		53	86	GPU Core Power	FINO-DD	MASTER								
	18	24	Shasta Serial / Misc	FINO-ME	05/18/2005		54	87	GPU Frame Buffer	FINO-DD	MASTER								
	19	25	PULSAR2 POWER	Q63	05/18/2005		55	88	FB Series Termination	FINO-DD	MASTER								
	20	26	PULSAR2 CLOCKS	FINO-ME	05/18/2005		56	89	GPU GDDR SDRAM A	FINO-DD	MASTER								
B	21	27	Pulsar Aliases	FINO-ME	05/18/2005		57	90	GPU GDDR SDRAM B	FINO-DD	MASTER								B
	22	28	System Management Unit	Q63	05/18/2005		58	92	GPU Straps	FINO-DD	MASTER								
	23	29	SMU SUPPLEMENTAL (2)	FINO-MS	05/18/2005		59	93	GPU DVI & DACs	FINO-DD	MASTER								
	24	30	SMU SUPPLEMENTAL (3)	FINO-MS	05/18/2005		60	96	TMDS/Inverter/ExtVGA	M23-DD	MASTER								
	25	31	SMU SUPPLEMENTAL (4)	FINO-MS	05/18/2005		61	97	KODIAK PCI-E CONST	FINO-DD	MASTER								
	26	32	Fan 0, 1 & System Temp	FINO-PC	05/18/2005		62	98	KODIAK HT16	Q63	05/18/2005								
	27	33	Fan 2 & HD Temp	FINO-PC	05/18/2005		63	101	HT ALIASES	FINO-EG	05/18/2005								
	28	39	I2C Connections	FINO-ME	05/18/2005		64	103	Shasta HyperTransport	Q63	05/18/2005								
	29	41	KODIAK EI PWR & CAPS	Q63	05/18/2005		65	119	Shasta PCI Interface	Q63	05/18/2005								
	30	42	KODIAK EI A	Q63	05/18/2005		66	120	PCI SERIES TERMINATION	FINO-EG	05/18/2005								
A	31	43	CPU EI AND IO	FINO-MS	05/18/2005		67	121	AIRPORT & BLUETOOTH	FINO-EG	05/18/2005								A
	32	44	KODIAK EI B	Q63	05/18/2005		68	122	USB 2.0 PCI Interface	Q63	05/18/2005								
	33	47	CPU STRAPS	FINO-MS	05/18/2005		69	125	BootROM	Q63	05/18/2005								
	34	48	CPU POWER AND BYPASS	FINO-MS	05/18/2005		70	127	Shasta Disk	M23-MB	05/18/2005								
	35	49	PROC DECOUPLING	FINO-MS	05/18/2005		71	129	Disk Connectors	M23-MB	05/18/2005								
	36	50	CPU VCORE VREG	M23-MS	05/18/2005		72	130	ENET SERIES TERM	FINO-HC	05/18/2005								
	37	52	CPU VCORE MORE BYPASS	FINO-MS	05/18/2005		73	131	Shasta Ethernet	Q63	05/18/2005								
	8						5						3						
	7						4						2						
	6						3						1						



System Block Diagram

SYNC_MASTER=FINO-DD

SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	2	OF 154
NONE			

8		7		6		5		4		3		2		1																																																																		
PROCESSORS												ASICS																																																																				
<table><tr><th>PART #</th><th>QTY</th><th>DEVICE</th><th>PACKAGE</th><th>DESCRIPTION</th><th>VALUE</th><th>VOLT.</th><th>WATT.</th><th>TOL.</th><th>REFERENCE DESIGNATOR(S)</th><th>BOM OPTION</th></tr><tr><td>337S3158</td><td>1</td><td>PROCESSOR</td><td>CBGA-576-1MM</td><td>IC,GPUL,DD3.1,2.0G,85C,CQA</td><td>2.0GHZ</td><td>1.15V</td><td>46W</td><td>50MV</td><td>U4300</td><td>CPU_2_0GHZ</td></tr><tr><td>337S3157</td><td>1</td><td>PROCESSOR</td><td>CBGA-576-1MM</td><td>IC,GPUL,DD3.1,2.2G,85C,FQA</td><td>2.2GHZ</td><td>1.15V</td><td>51W</td><td>50MV</td><td>U4300</td><td>CPU_2_2GHZ</td></tr></table>												PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION	337S3158	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.0G,85C,CQA	2.0GHZ	1.15V	46W	50MV	U4300	CPU_2_0GHZ	337S3157	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.2G,85C,FQA	2.2GHZ	1.15V	51W	50MV	U4300	CPU_2_2GHZ	<table><tr><th>PART NUMBER</th><th>ALTERNATE FOR PART NUMBER</th><th>BOM OPTION</th><th>REF DES</th><th>COMMENTS:</th><th>VOLTAGE</th></tr><tr><td>337S3165</td><td>337S3158</td><td>CPU_2_0GHZ</td><td>U4300</td><td>IC,DD3.1,2.0G,CJA</td><td>1.20V</td></tr><tr><td>337S3164</td><td>337S3157</td><td>CPU_2_2GHZ</td><td>U4300</td><td>IC,DD3.1,2.0G,FJA</td><td>1.20V</td></tr></table>				PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	VOLTAGE	337S3165	337S3158	CPU_2_0GHZ	U4300	IC,DD3.1,2.0G,CJA	1.20V	337S3164	337S3157	CPU_2_2GHZ	U4300	IC,DD3.1,2.0G,FJA	1.20V														
PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION																																																																						
337S3158	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.0G,85C,CQA	2.0GHZ	1.15V	46W	50MV	U4300	CPU_2_0GHZ																																																																						
337S3157	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.2G,85C,FQA	2.2GHZ	1.15V	51W	50MV	U4300	CPU_2_2GHZ																																																																						
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	VOLTAGE																																																																											
337S3165	337S3158	CPU_2_0GHZ	U4300	IC,DD3.1,2.0G,CJA	1.20V																																																																											
337S3164	337S3157	CPU_2_2GHZ	U4300	IC,DD3.1,2.0G,FJA	1.20V																																																																											
												MISC PARTS																																																																				
<table><tr><th>PART#</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DESIGNATOR(S)</th><th>BOM OPTION</th></tr><tr><td>051-6790</td><td>1</td><td>PCB,SCHEM,MLB,M23</td><td>SCH1</td><td>17_INCH_LCD</td></tr><tr><td>051-6863</td><td>1</td><td>PCB,SCHEM,MLB,M33</td><td>SCH1</td><td>20_INCH_LCD</td></tr><tr><td>820-1783</td><td>1</td><td>PCB,FAB,MLB,M23</td><td>MLB1</td><td>17_INCH_LCD</td></tr><tr><td>820-1766</td><td>1</td><td>PCB,FAB,MLB,M33</td><td>MLB1</td><td>20_INCH_LCD</td></tr><tr><td>062-2082</td><td>1</td><td>SPEC,VENDOR PACKAGING PROCEDURE</td><td>VPP1</td><td></td></tr><tr><td>825-6447</td><td>1</td><td>BARCODE LABEL, MLB</td><td>LBL1</td><td></td></tr><tr><td>341T1751</td><td>1</td><td>IC,FLASH,1MX8,3.3V,90NS</td><td>UC500</td><td></td></tr><tr><td>341T1752</td><td>1</td><td>PURCH ASSY, SMU BIG</td><td>U2800</td><td></td></tr><tr><td>603-7318</td><td>1</td><td>M23 CPU HEATSINK</td><td>MECH1</td><td>17_INCH_LCD</td></tr><tr><td>603-7321</td><td>1</td><td>M33 CPU HEATSINK</td><td>MECH1</td><td>20_INCH_LCD</td></tr><tr><td>603-7322</td><td>1</td><td>M33 GPU HEATSINK</td><td>MECH2</td><td>20_INCH_LCD</td></tr><tr><td>875-1614</td><td>1</td><td>CPU GAP FILLER</td><td>GAP1</td><td></td></tr></table>												PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	051-6790	1	PCB,SCHEM,MLB,M23	SCH1	17_INCH_LCD	051-6863	1	PCB,SCHEM,MLB,M33	SCH1	20_INCH_LCD	820-1783	1	PCB,FAB,MLB,M23	MLB1	17_INCH_LCD	820-1766	1	PCB,FAB,MLB,M33	MLB1	20_INCH_LCD	062-2082	1	SPEC,VENDOR PACKAGING PROCEDURE	VPP1		825-6447	1	BARCODE LABEL, MLB	LBL1		341T1751	1	IC,FLASH,1MX8,3.3V,90NS	UC500		341T1752	1	PURCH ASSY, SMU BIG	U2800		603-7318	1	M23 CPU HEATSINK	MECH1	17_INCH_LCD	603-7321	1	M33 CPU HEATSINK	MECH1	20_INCH_LCD	603-7322	1	M33 GPU HEATSINK	MECH2	20_INCH_LCD	875-1614	1	CPU GAP FILLER	GAP1		ALTERNATES			
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION																																																																												
051-6790	1	PCB,SCHEM,MLB,M23	SCH1	17_INCH_LCD																																																																												
051-6863	1	PCB,SCHEM,MLB,M33	SCH1	20_INCH_LCD																																																																												
820-1783	1	PCB,FAB,MLB,M23	MLB1	17_INCH_LCD																																																																												
820-1766	1	PCB,FAB,MLB,M33	MLB1	20_INCH_LCD																																																																												
062-2082	1	SPEC,VENDOR PACKAGING PROCEDURE	VPP1																																																																													
825-6447	1	BARCODE LABEL, MLB	LBL1																																																																													
341T1751	1	IC,FLASH,1MX8,3.3V,90NS	UC500																																																																													
341T1752	1	PURCH ASSY, SMU BIG	U2800																																																																													
603-7318	1	M23 CPU HEATSINK	MECH1	17_INCH_LCD																																																																												
603-7321	1	M33 CPU HEATSINK	MECH1	20_INCH_LCD																																																																												
603-7322	1	M33 GPU HEATSINK	MECH2	20_INCH_LCD																																																																												
875-1614	1	CPU GAP FILLER	GAP1																																																																													
<table><tr><th>PART NUMBER</th><th>ALTERNATE FOR PART NUMBER</th><th>BOM OPTION</th><th>REF DES</th><th>COMMENTS:</th></tr><tr><td>378S0119</td><td>378S0114</td><td></td><td>LED700,LED702</td><td>KINGBRIGHT LED</td></tr><tr><td>376S0204</td><td>376S0130</td><td></td><td>Q5010,Q5020</td><td>MOSFET,N-CH,VISHAY</td></tr><tr><td>376S0207</td><td>376S0146</td><td></td><td>Q5011,Q5021</td><td>MOSFET,N-CH,VISHAY</td></tr></table>												PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	378S0119	378S0114		LED700,LED702	KINGBRIGHT LED	376S0204	376S0130		Q5010,Q5020	MOSFET,N-CH,VISHAY	376S0207	376S0146		Q5011,Q5021	MOSFET,N-CH,VISHAY																																																	
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																												
378S0119	378S0114		LED700,LED702	KINGBRIGHT LED																																																																												
376S0204	376S0130		Q5010,Q5020	MOSFET,N-CH,VISHAY																																																																												
376S0207	376S0146		Q5011,Q5021	MOSFET,N-CH,VISHAY																																																																												
												Table Items																																																																				
												SYNC_MASTER=FINO-DDSYNC_DATE=MASTER																																																																				
												NOTICE OF PROPRIETARY PROPERTY																																																																				
												THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																																				
												I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																																				
												II NOT TO REPRODUCE OR COPY IT																																																																				
												III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																				
												APPLE COMPUTER INC.		D051-6790		08																																																																
												SCALENONE		SHT5OF		154																																																																
8		7		6		5		4		3		2		1																																																																		

8	7	6	5	4	3	2	1
NO TEST XW NETS							
<div><div><div><div>1247</div><div>NO_TEST=YES</div><div>GND U1100 11</div><div>93</div></div><div><div>1248</div><div>NO_TEST=YES</div><div>GND U1200 12</div><div>93</div></div><div><div>1249</div><div>NO_TEST=YES</div><div>GND U1300 13</div><div>93</div></div><div><div>1250</div><div>NO_TEST=YES</div><div>PP 2V5PWRONNBMISC 20</div><div>93</div></div><div><div>1251</div><div>NO_TEST=YES</div><div>PP 1V2PWRONSBVCORE 23</div><div>93</div></div><div><div>1252</div><div>NO_TEST=YES</div><div>PP 3V3PWRONSBPC164 23</div><div>93</div></div><div><div>1253</div><div>NO_TEST=YES</div><div>PP 2V5PWRONSB 23</div><div>93</div></div><div><div>1254</div><div>NO_TEST=YES</div><div>PP 1V2PWRONSBPLL45VDD 24</div><div>93</div></div><div><div>1255</div><div>NO_TEST=YES</div><div>PP OVDD PULSAR1 25</div><div>93</div></div><div><div>1256</div><div>NO_TEST=YES</div><div>PP 1V2PWRONPULSAR1 25</div><div>93</div></div><div><div>1257</div><div>NO_TEST=YES</div><div>PP 1V5PULSAR2 25</div><div>93</div></div><div><div>1258</div><div>NO_TEST=YES</div><div>PP 1V5PWRONPULSAR2 25</div><div>93</div></div><div><div>1259</div><div>NO_TEST=YES</div><div>GND SMU AVSS 28 55</div><div>93</div></div><div><div>1260</div><div>NO_TEST=YES</div><div>PP 3V3ALLSMUAVCC 28</div><div>93</div></div><div><div>1261</div><div>NO_TEST=YES</div><div>PP 3V3ALLSMU 28</div><div>93</div></div><div><div>1262</div><div>NO_TEST=YES</div><div>PP VEINB 41</div><div>93</div></div><div><div>1263</div><div>NO_TEST=YES</div><div>GND CPU AVDD 48</div><div>93</div></div><div><div>1264</div><div>NO_TEST=YES</div><div>VC AGND 50</div><div>93</div></div><div><div>1265</div><div>NO_TEST=YES</div><div>VC OUTSEN R 50</div><div>93</div></div><div><div>1266</div><div>NO_TEST=YES</div><div>KPDVD2 FMAX 55</div><div>93</div></div><div><div>1267</div><div>NO_TEST=YES</div><div>GND GPU PVSS 86</div><div>93</div></div><div><div>1268</div><div>NO_TEST=YES</div><div>GND GPU MPVSS 87</div><div>93</div></div><div><div>1269</div><div>NO_TEST=YES</div><div>GND AUDIO MIC 153 154</div><div>93</div></div></div><div><div><div>1270</div><div>NO_TEST=YES</div><div>GND GPU TPVSS 93</div><div>93</div></div><div><div>1271</div><div>NO_TEST=YES</div><div>GND GPU TVVSSR 93</div><div>93</div></div><div><div>1272</div><div>NO_TEST=YES</div><div>GND GPU VSSD1 93</div><div>93</div></div><div><div>1273</div><div>NO_TEST=YES</div><div>GND GPU AVSSN 93</div><div>93</div></div><div><div>1274</div><div>NO_TEST=YES</div><div>GND GPU AVSSQ 93</div><div>93</div></div><div><div>1275</div><div>NO_TEST=YES</div><div>GND GPU A2VSSQ 93</div><div>93</div></div><div><div>1276</div><div>NO_TEST=YES</div><div>KOD L15 GND 98 101</div><div>93</div></div><div><div>1277</div><div>NO_TEST=YES</div><div>PP 3V3SBPCI B9 119</div><div>93</div></div><div><div>1278</div><div>NO_TEST=YES</div><div>PP 2V5PWRONSB B9 119</div><div>93</div></div><div><div>1279</div><div>NO_TEST=YES</div><div>PP VIOPCIUSB2 C2 122</div><div>93</div></div><div><div>1280</div><div>NO_TEST=YES</div><div>PP 1V2PWRONDISKSB CC 127</div><div>93</div></div><div><div>1281</div><div>NO_TEST=YES</div><div>PP2V5 VESTA BIASVDD1 132</div><div>93</div></div><div><div>1282</div><div>NO_TEST=YES</div><div>PP2V5 VESTA XTALVDD1 132</div><div>93</div></div><div><div>1283</div><div>NO_TEST=YES</div><div>PP1V2 VESTA PLLVDD1 132</div><div>93</div></div><div><div>1284</div><div>NO_TEST=YES</div><div>PP1V2 VESTA PLLVDD2 139</div><div>93</div></div><div><div>1285</div><div>NO_TEST=YES</div><div>PP2V5 VESTA BIASVDD2 139</div><div>93</div></div><div><div>1286</div><div>NO_TEST=YES</div><div>PP2V5 VESTA XTALVDD2 139</div><div>93</div></div><div><div>1287</div><div>NO_TEST=YES</div><div>PP1V2 VESTA FAVDDL 139</div><div>93</div></div><div><div>1288</div><div>NO_TEST=YES</div><div>PP2V5 VESTA FAVDDM 139</div><div>93</div></div><div><div>1289</div><div>NO_TEST=YES</div><div>PP3V3 VESTA FAVDDH 139</div><div>93</div></div><div><div>1290</div><div>NO_TEST=YES</div><div>PP3V3 PWRON NEC AVDD 142</div><div>93</div></div><div><div>1291</div><div>NO_TEST=YES</div><div>GND AUD LOAMP 150 154</div><div>93</div></div></div><div><div><div>1292</div><div>NO_TEST=YES</div><div>GND NEC AVSS R 142</div><div>93</div></div><div><div>1293</div><div>NO_TEST=YES</div><div>GND AUDIO SPKRAMP PLANE 152 154</div><div>93</div></div><div><div>1294</div><div>NO_TEST=YES</div><div>GND AUDIO CODEC 147 148 150 154</div><div>93</div></div><div><div>1295</div><div>NO_TEST=YES</div><div>KPGND2 FMAX 95</div><div>93</div></div><div><div>1296</div><div>NO_TEST=YES</div><div>TDIODE POS FMAX 95</div><div>93</div></div><div><div>1297</div><div>NO_TEST=YES</div><div>TDIODE NEG FMAX 95</div><div>93</div></div><div><div>1298</div><div>NO_TEST=YES</div><div>DAGND 95</div><div>93</div></div><div><div>1299</div><div>NO_TEST=YES</div><div>INA138 OUT 95</div><div>93</div></div><div><div>1300</div><div>NO_TEST=YES</div><div>RAMCLK AVSS 62</div><div>93</div></div><div><div>1301</div><div>NO_TEST=YES</div><div>PP12V AUDIO SPKRAMP 71 152</div><div>93</div></div><div><div>1302</div><div>NO_TEST=YES</div><div>GND AUDIO 71 154</div><div>93</div></div><div><div>1303</div><div>NO_TEST=YES</div><div>GND AUDIO SPKRAMP 71 52 154</div><div>93</div></div><div><div>1304</div><div>NO_TEST=YES</div><div>KOD H05 GND 82 97</div><div>93</div></div><div><div>1305</div><div>NO_TEST=YES</div><div>KOD K07 GND 82 97</div><div>93</div></div><div><div>1306</div><div>NO_TEST=YES</div><div>KOD G10 GND 82 97</div><div>93</div></div><div><div>1307</div><div>NO_TEST=YES</div><div>KOD J13 GND 82 97</div><div>93</div></div><div><div>1308</div><div>NO_TEST=YES</div><div>KOD L13 GND 82 97</div><div>93</div></div><div><div>1309</div><div>NO_TEST=YES</div><div>KOD H08 GND 82 97</div><div>93</div></div><div><div>1310</div><div>NO_TEST=YES</div><div>PCIE SLOTA PRSNT L 82 84</div><div>93</div></div><div><div>1311</div><div>NO_TEST=YES</div><div>U8500 GND 85</div><div>93</div></div><div><div>1312</div><div>NO_TEST=YES</div><div>GND AUD LOAMP CHGPMPL 150 154</div><div>93</div></div></div></div> <div><div><div>1313</div><div>NO_TEST=YES</div><div>TP FBBCS1 L 87</div><div>93</div></div><div><div>1314</div><div>NO_TEST=YES</div><div>AUD 4V5 FB 154</div><div>93</div></div><div><div>1315</div><div>NO_TEST=YES</div><div>ITS RUNNING 7</div><div>93</div></div><div><div>1316</div><div>NO_TEST=YES</div><div>LED801 I 8</div><div>93</div></div><div><div>1317</div><div>NO_TEST=YES</div><div>LED802 I 8</div><div>93</div></div><div><div>1318</div><div>NO_TEST=YES</div><div>PCI CLK66M SB INT R 26</div><div>93</div></div><div><div>1319</div><div>NO_TEST=YES</div><div>Q800 D 8</div><div>93</div></div><div><div>1320</div><div>NO_TEST=YES</div><div>Q800 G 8</div><div>93</div></div><div><div>1321</div><div>NO_TEST=YES</div><div>Q801 B 8</div><div>93</div></div><div><div>1322</div><div>NO_TEST=YES</div><div>Q802 B 8</div><div>93</div></div><div><div>1323</div><div>NO_TEST=YES</div><div>Q802 E 8</div><div>93</div></div><div><div>1324</div><div>NO_TEST=YES</div><div>Q803 B 8</div><div>93</div></div><div><div>1325</div><div>NO_TEST=YES</div><div>TP USB2 PWREN<0> 143</div><div>93</div></div><div><div>1326</div><div>NO_TEST=YES</div><div>TP USB2 PWREN<1> 143</div><div>93</div></div><div><div>1327</div><div>NO_TEST=YES</div><div>TP SB FSTEST 24</div><div>93</div></div><div><div>1328</div><div>NO_TEST=YES</div><div>TP SB PLLTEST 24</div><div>93</div></div><div><div>1329</div><div>NO_TEST=YES</div><div>TP USB2 PWREN<2> 143</div><div>93</div></div><div><div>1330</div><div>NO_TEST=YES</div><div>TP USB2 PWREN<3> 143</div><div>93</div></div><div><div>1331</div><div>NO_TEST=YES</div><div>TP USB2 PWREN<4> 143</div><div>93</div></div><div><div>1332</div><div>NO_TEST=YES</div><div>TP NEC NTEST1 122</div><div>93</div></div><div><div>1333</div><div>NO_TEST=YES</div><div>TP NEC SMC 122</div><div>93</div></div><div><div>1334</div><div>NO_TEST=YES</div><div>TP NEC SMI L 102</div><div>93</div></div><div><div>1335</div><div>NO_TEST=YES</div><div>TP NEC SRCLK 102</div><div>93</div></div><div><div>1336</div><div>NO_TEST=YES</div><div>TP NEC SRMOD 122</div><div>93</div></div><div><div>1337</div><div>NO_TEST=YES</div><div>TP NEC TEST 122</div><div>93</div></div><div><div>1338</div><div>NO_TEST=YES</div><div>UATA DASP L DS 129</div><div>93</div></div><div><div>1339</div><div>NO_TEST=YES</div><div>RFBDC19> 88 89</div><div>93</div></div><div><div>1340</div><div>NO_TEST=YES</div><div>RFBDC18> 88 89</div><div>93</div></div><div><div>1341</div><div>NO_TEST=YES</div><div>RFBDC16> 88 89</div><div>93</div></div><div><div>1342</div><div>NO_TEST=YES</div><div>RFBDC15> 88 89</div><div>93</div></div><div><div>1343</div><div>NO_TEST=YES</div><div>RFBDC14> 88 89</div><div>93</div></div><div><div>1344</div><div>NO_TEST=YES</div><div>RFBDC13> 88 89</div><div>93</div></div><div><div>1345</div><div>NO_TEST=YES</div><div>RFBDC11> 88 89</div><div>93</div></div><div><div>1346</div><div>NO_TEST=YES</div><div>RFBDC10> 88 89</div><div>93</div></div><div><div>1347</div><div>NO_TEST=YES</div><div>RFBDC8> 88 89</div><div>93</div></div><div><div>1348</div><div>NO_TEST=YES</div><div>RFBDC7> 88 89</div><div>93</div></div><div><div>1349</div><div>NO_TEST=YES</div><div>RFBDC6> 88 89</div><div>93</div></div><div><div>1350</div><div>NO_TEST=YES</div><div>RFBDC5> 88 89</div><div>93</div></div><div><div>1351</div><div>NO_TEST=YES</div><div>RFBDC3> 88 89</div><div>93</div></div><div><div>1352</div><div>NO_TEST=YES</div><div>RFBDC2> 88 89</div><div>93</div></div><div><div>1353</div><div>NO_TEST=YES</div><div>RFBDC1> 88 89</div><div>93</div></div><div><div>1354</div><div>NO_TEST=YES</div><div>RAM DQ R<63> 61 68 70</div><div>93</div></div><div><div>1355</div><div>NO_TEST=YES</div><div>RAM DQ R<60> 61 68 70</div><div>93</div></div><div><div>1356</div><div>NO_TEST=YES</div><div>RAM DQ R<59> 61 68 70</div><div>93</div></div><div><div>1357</div><div>NO_TEST=YES</div><div>RAM DQ R<58> 61 68 70</div><div>93</div></div><div><div>1358</div><div>NO_TEST=YES</div><div>RAM DQ R<57> 61 68 70</div><div>93</div></div><div><div>1359</div><div>NO_TEST=YES</div><div>RAM DQ R<56> 61 68 70</div><div>93</div></div><div><div>1360</div><div>NO_TEST=YES</div><div>RAM DQ R<54> 61 68 70</div><div>93</div></div><div><div>1361</div><div>NO_TEST=YES</div><div>RAM DQ R<53> 61 68 70</div><div>93</div></div><div><div>1362</div><div>NO_TEST=YES</div><div>RAM DQ R<52> 61 68 70</div><div>93</div></div><div><div>1363</div><div>NO_TEST=YES</div><div>RAM DQ R<50> 61 68 70</div><div>93</div></div><div><div>1364</div><div>NO_TEST=YES</div><div>RAM DQ R<49> 61 68 70</div><div>93</div></div><div><div>1365</div><div>NO_TEST=YES</div><div>RAM DQ R<48> 61 68 70</div><div>93</div></div><div><div>1366</div><div>NO_TEST=YES</div><div>RAM DQ R<46> 61 68 70</div><div>93</div></div><div><div>1367</div><div>NO_TEST=YES</div><div>RAM DQ R<45> 61 68 70</div><div>93</div></div><div><div>1368</div><div>NO_TEST=YES</div><div>RAM DQ R<44> 61 68 70</div><div>93</div></div><div><div>1369</div><div>NO_TEST=YES</div><div>RAM DQ R<43> 61 68 70</div><div>93</div></div><div><div>1370</div><div>NO_TEST=YES</div><div>RAM DQ R<41> 61 68 70</div><div>93</div></div><div><div>1371</div><div>NO_TEST=YES</div><div>RAM DQ R<40> 61 68 70</div><div>93</div></div><div><div>1372</div><div>NO_TEST=YES</div><div>RAM DQ R<39> 61 68 70</div><div>93</div></div><div><div>1373</div><div>NO_TEST=YES</div><div>RAM DQ R<38> 61 68 70</div><div>93</div></div><div><div>1374</div><div>NO_TEST=YES</div><div>RAM DQ R<36> 61 68 70</div><div>93</div></div><div><div>1375</div><div>NO_TEST=YES</div><div>RAM DQ R<34> 61 68 70</div><div>93</div></div><div><div>1376</div><div>NO_TEST=YES</div><div>RAM DQ R<33> 61 68 70</div><div>93</div></div><div><div>1377</div><div>NO_TEST=YES</div><div>RAM DQ R<32> 61 68 70</div><div>93</div></div><div><div>1378</div><div>NO_TEST=YES</div><div>RAM DQ R<30> 61 68 69</div><div>93</div></div><div><div>1379</div><div>NO_TEST=YES</div><div>RAM DQ R<29> 61 68 69</div><div>93</div></div><div><div>1380</div><div>NO_TEST=YES</div><div>RAM DQ R<28> 61 68 69</div><div>93</div></div><div><div>1381</div><div>NO_TEST=YES</div><div>RAM DQ R<22> 61 68 69</div><div>93</div></div><div><div>1382</div><div>NO_TEST=YES</div><div>RAM DQ R<21> 61 68 69</div><div>93</div></div><div><div>1383</div><div>NO_TEST=YES</div><div>RAM DQ R<20> 61 68 69</div><div>93</div></div><div><div>1384</div><div>NO_TEST=YES</div><div>RAM DQ R<19> 61 68 69</div><div>93</div></div><div><div>1385</div><div>NO_TEST=YES</div><div>RAM DQ R<17> 61 68 69</div><div>93</div></div><div><div>1386</div><div>NO_TEST=YES</div><div>RAM DQ R<16> 61 68 69</div><div>93</div></div><div><div>1387</div><div>NO_TEST=YES</div><div>RAM DQ R<14> 61 68 69</div><div>93</div></div><div><div>1388</div><div>NO_TEST=YES</div><div>RAM DQ R<13> 61 68 69</div><div>93</div></div><div><div>1389</div><div>NO_TEST=YES</div><div>RAM DQ R<12> 61 68 69</div><div>93</div></div><div><div>1390</div><div>NO_TEST=YES</div><div>RAM DQ R<11> 61 68 69</div><div>93</div></div></div> <div><div><div>1391</div><div>NO_TEST=YES</div><div>TP FBBCS1 L 87</div><div>93</div></div><div><div>1392</div><div>NO_TEST=YES</div><div>AUD 4V5 FB 154</div><div>93</div></div><div><div>1393</div><div>NO_TEST=YES</div><div>ITS RUNNING 7</div><div>93</div></div><div><div>1394</div><div>NO_TEST=YES</div><div>LED801 I 8</div><div>93</div></div><div><div>1395</div><div>NO_TEST=YES</div><div>LED802 I 8</div><div>93</div></div><div><div>1396</div><div>NO_TEST=YES</div><div>PCI CLK66M SB INT R 26</div><div>93</div></div><div><div>1397</div><div>NO_TEST=YES</div><div>Q800 D 8</div><div>93</div></div><div><div>1398</div><div>NO_TEST=YES</div><div>Q800 G 8</div><div>93</div></div><div><div>1399</div><div>NO_TEST=YES</div><div>Q801 B 8</div><div>93</div></div><div><div>1400</div><div>NO_TEST=YES</div><div>Q802 B 8</div><div>93</div></div><div><div>1401</div><div>NO_TEST=YES</div><div>Q802 E 8</div><div>93</div></div><div><div>1402</div><div>NO_TEST=YES</div><div>Q803 B 8</div><div>93</div></div><div><div>1403</div><div>NO_TEST=YES</div><div>TP USB2 PWREN<0> 143</div><div>93</div></div><div><div>1404</div><div>NO_TEST=YES</div><div>TP USB2 PWREN<1> 143</div><div>93</div></div><div><div>1405</div><div>NO_TEST=YES</div><div>TP SB FSTEST 24</div><div>93</div></div><div><div>1406</div><div>NO_TEST=YES</div><div>TP SB PLLTEST 24</div><div>93</div></div><div><div>1407</div><div>NO_TEST=YES</div><div>TP USB2 PWREN<2> 143</div><div>93</div></div><div><div>1408</div><div>NO_TEST=YES</div><div>TP USB2 PWREN<3> 143</div><div>93</div></div><div><div>1409</div><div>NO_TEST=YES</div><div>TP USB2 PWREN<4> 143</div><div>93</div></div><div><div>1410</div><div>NO_TEST=YES</div><div>TP NEC NTEST1 122</div><div>93</div></div><div><div>1411</div><div>NO_TEST=YES</div><div>TP NEC SMC 122</div><div>93</div></div><div><div>1412</div><div>NO_TEST=YES</div><div>TP NEC SMI L 102</div><div>93</div></div><div><div>1413</div><div>NO_TEST=YES</div><div>TP NEC SRCLK 102</div><div>93</div></div><div><div>1414</div><div>NO_TEST=YES</div><div>TP NEC SRMOD 122</div><div>93</div></div><div><div>1415</div><div>NO_TEST=YES</div><div>TP NEC TEST 122</div><div>93</div></div><div><div>1416</div><div>NO_TEST=YES</div><div>UATA DASP L DS 129</div><div>93</div></div><div><div>1417</div><div>NO_TEST=YES</div><div>RFBDC19> 88 89</div><div>93</div></div><div><div>1418</div><div>NO_TEST=YES</div><div>RFBDC18> 88 89</div><div>93</div></div><div><div>1419</div><div>NO_TEST=YES</div><div>RFBDC16> 88 89</div><div>93</div></div><div><div>1420</div><div>NO_TEST=YES</div><div>RFBDC15> 88 89</div><div>93</div></div><div><div>1421</div><div>NO_TEST=YES</div><div>RFBDC14> 88 89</div><div>93</div></div><div><div>1422</div><div>NO_TEST=YES</div><div>RFBDC13> 88 89</div><div>93</div></div><div><div>1423</div><div>NO_TEST=YES</div><div>RFBDC11> 88 89</div><div>93</div></div><div><div>1424</div><div>NO_TEST=YES</div><div>RFBDC10> 88 89</div><div>93</div></div><div><div>1425</div><div>NO_TEST=YES</div><div>RFBDC8> 88 89</div><div>93</div></div><div><div>1426</div><div>NO_TEST=YES</div><div>RFBDC7> 88 89</div><div>93</div></div><div><div>1427</div><div>NO_TEST=YES</div><div>RFBDC6> 88 89</div><div>93</div></div><div><div>1428</div><div>NO_TEST=YES</div><div>RFBDC5> 88 89</div><div>93</div></div><div><div>1429</div><div>NO_TEST=YES</div><div>RFBDC3> 88 89</div><div>93</div></div><div><div>1430</div><div>NO_TEST=YES</div><div>RFBDC2> 88 89</div><div>93</div></div><div><div>1431</div><div>NO_TEST=YES</div><div>RFBDC1> 88 89</div><div>93</div></div><div><div>1432</div><div>NO_TEST=YES</div><div>RAM DQ R<63> 61 68 70</div><div>93</div></div><div><div>1433</div><div>NO_TEST=YES</div><div>RAM DQ R<60> 61 68 70</div><div>93</div></div><div><div>1434</div><div>NO_TEST=YES</div><div>RAM DQ R<59> 61 68 70</div><div>93</div></div><div><div>1435</div><div>NO_TEST=YES</div><div>RAM DQ R<58> 61 68 70</div><div>93</div></div><div><div>1436</div><div>NO_TEST=YES</div><div>RAM DQ R<57> 61 68 70</div><div>93</div></div><div><div>1437</div><div>NO_TEST=YES</div><div>RAM DQ R<56> 61 68 70</div><div>93</div></div><div><div>1438</div><div>NO_TEST=YES</div><div>RAM DQ R<54> 61 68 70</div><div>93</div></div><div><div>1439</div><div>NO_TEST=YES</div><div>RAM DQ R<53> 61 68 70</div><div>93</div></div><div><div>1440</div><div>NO_TEST=YES</div><div>RAM DQ R<52> 61 68 70</div><div>93</div></div><div><div>1441</div><div>NO_TEST=YES</div><div>RAM DQ R<50> 61 68 70</div><div>93</div></div><div><div>1442</div><div>NO_TEST=YES</div><div>RAM DQ R<49> 61 68 70</div><div>93</div></div><div><div>1443</div><div>NO_TEST=YES</div><div>RAM DQ R<48> 61 68 70</div><div>93</div></div><div><div>1444</div><div>NO_TEST=YES</div><div>RAM DQ R<46> 61 68 70</div><div>93</div></div><div><div>1445</div><div>NO_TEST=YES</div><div>RAM DQ R<45> 61 68 70</div><div>93</div></div><div><div>1446</div><div>NO_TEST=YES</div><div>RAM DQ R<44> 61 68 70</div><div>93</div></div><div><div>1447</div><div>NO_TEST=YES</div><div>RAM DQ R<43> 61 68 70</div><div>93</div></div><div><div>1448</div><div>NO_TEST=YES</div><div>RAM DQ R<41> 61 68 70</div><div>93</div></div><div><div>1449</div><div>NO_TEST=YES</div><div>RAM DQ R<40> 61 68 70</div><div>93</div></div><div><div>1450</div><div>NO_TEST=YES</div><div>RAM DQ R<39> 61 68 70</div><div>93</div></div><div><div>1451</div><div>NO_TEST=YES</div><div>RAM DQ R<38> 61 68 70</div><div>93</div></div><div><div>1452</div><div>NO_TEST=YES</div><div>RAM DQ R<36> 61 68 70</div><div>93</div></div><div><div>1453</div><div>NO_TEST=YES</div><div>RAM DQ R<34> 61 68 70</div><div>93</div></div><div><div>1454</div><div>NO_TEST=YES</div><div>RAM DQ R<33> 61 68 70</div><div>93</div></div><div><div>1455</div><div>NO_TEST=YES</div><div>RAM DQ R<32> 61 68 70</div><div>93</div></div><div><div>1456</div><div>NO_TEST=YES</div><div>RAM DQ R<30> 61 68 69</div><div>93</div></div><div><div>1457</div><div>NO_TEST=YES</div><div>RAM DQ R<29> 61 68 69</div><div>93</div></div><div><div>1458</div><div>NO_TEST=YES</div><div>RAM DQ R<28> 61 68 69</div><div>93</div></div><div><div>1459</div><div>NO_TEST=YES</div><div>RAM DQ R<22> 61 68 69</div><div>93</div></div><div><div>1460</div><div>NO_TEST=YES</div><div>RAM DQ R<21> 61 68 69</div><div>93</div></div><div><div>1461</div><div>NO_TEST=YES</div><div>RAM DQ R<20> 61 68 69</div><div>93</div></div><div><div>1462</div><div>NO_TEST=YES</div><div>RAM DQ R<19> 61 68 69</div><div>93</div></div><div><div>1463</div><div>NO_TEST=YES</div><div>RAM DQ R<17> 61 68 69</div><div>93</div></div><div><div>1464</div><div>NO_TEST=YES</div><div>RAM DQ R<16> 61 68 69</div><div>93</div></div><div><div>1465</div><div>NO_TEST=YES</div><div>RAM DQ R<14> 61 68 69</div><div>93</div></div><div><div>1466</div><div>NO_TEST=YES</div><div>RAM DQ R<13> 61 68 69</div><div>93</div></div><div><div>1467</div><div>NO_TEST=YES</div><div>RAM DQ R<12> 61 68 69</div><div>93</div></div><div><div>1468</div><div>NO_TEST=YES</div><div>RAM DQ R<11> 61 68 69</div><div>93</div></div></div> <div><div><div>1469</div><div>NO_TEST=YES</div><div>TP FBBCS1 L 87</div><div>93</div></div><div><div>1470</div><div>NO_TEST=YES</div><div>AUD 4V5 FB 154</div><div>93</div></div><div><div>1471</div><div>NO_TEST=YES</div><div>ITS RUNNING 7</div><div>93</div></div><div><div>1472</div><div>NO_TEST=YES</div><div>LED801 I 8</div><div>93</div></div><div><div>1473</div><div>NO_TEST=YES</div><div>LED802 I 8</div><div>93</div></div><div><div>1474</div><div>NO_TEST=YES</div><div>PCI CLK66M SB INT R 26</div><div>93</div></div><div><div>1475</div><div>NO_TEST=YES</div><div>Q800 D 8</div><div>93</div></div><div><div>1476</div><div>NO_TEST=YES</div><div>Q800 G 8</div><div>93</div></div><div><div>1477</div><div>NO_TEST=YES</div><div>Q801 B 8</div><div>93</div></div><div><div>1478</div><div>NO_TEST=YES</div><div>Q802 B 8</div><div>93</div></div><div><div>1479</div><div>NO_TEST=YES</div><div>Q802 E 8</div><div>93</div></div><div><div>1480</div><div>NO_TEST=YES</div><div>Q803 B 8</div><div>93</div></div><div><div>1481</div><div>NO_TEST=YES</div><div>TP USB2 PWREN<0> 143</div><div>93</div></div><div><div>1482</div><div>NO_TEST=YES</div><div>TP USB2 PWREN<1> 143</div><div>93</div></div><div><div>1483</div><div>NO_TEST=YES</div><div>TP SB FSTEST 24</div><div>93</div></div><div><div>1484</div><div>NO_TEST=YES</div><div>TP SB PLLTEST 24</div><div>93</div></div><div><div>1485</div><div>NO_TEST=YES</div><div>TP USB2 PWREN<2> 143</div><div>93</div></div><div><div>1486</div><div>NO_TEST=YES</div><div>TP USB2 PWREN<3> 143</div><div>93</div></div><div><div>1487</div><div>NO_TEST=YES</div><div>TP USB2 PWREN<4> 143</div><div>93</div></div><div><div>1488</div><div>NO_TEST=YES</div><div>TP NEC NTEST1 122</div><div>93</div></div><div><div>1489</div><div>NO_TEST=YES</div><div>TP NEC SMC 122</div><div>93</div></div><div><div>1490</div><div>NO_TEST=YES</div><div>TP NEC SMI L 102</div><div>93</div></div><div><div>1491</div><div>NO_TEST=YES</div><div>TP NEC SRCLK 102</div><div>93</div></div><div><div>1492</div><div>NO_TEST=YES</div><div>TP NEC SRMOD 122</div><div>93</div></div><div><div>1493</div><div>NO_TEST=YES</div><div>TP NEC TEST 122</div><div>93</div></div><div><div>1494</div><div>NO_TEST=YES</div><div>UATA DASP L DS 129</div><div>93</div></div><div><div>1495</div><div>NO_TEST=YES</div><div>RFBDC19> 88 89</div><div>93</div></div><div><</div></div>							



1.8V VOLTAGE REGULATOR



NOTE:
SET OUTPUT=1.85V FOR FRAMEBUFFER.
IRU3037ACS VREF=0.8VDC
VOUT=VREF*(R903+R905)/R905=1.85VDC
POWER BUDGET CURRENT OF TOTAL RAILS
9.8A PEAK
6.7A CONTINUOUS


POWER BUDGET CURRENT OF FET
7.4A PEAK
4.5A CONTINUOUS

1.8V Vreg

SYNC_MASTER=M23-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	11	154

D

C

B

A

D

C

B

A


KODIAK CORE VOLTAGE REGULATOR

NOTE :

IRU3037ACS VREF=0.8VDC
VOUT=VREF*(R1203+R1205)/R1205=1.30VDC

LOAD FROM POWER BUDGET
8.5A PEAK CURRENT DRAW
7.2A CONTINUOUS CURRENT DRAW



1.35V R1205=2.87K
1.30V R1205=3.24K
1.25V R1205=4.02K



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1145	1	MM1571FN	U1270	CRITICAL	

PP1V5_PWRON_PULSAR


LOAD FROM POWER BUDGET
1.3A PEAK CURRENT DRAW
1.0A CONTINUOUS CURRENT DRAW



1.5V Vreg	
SYNC_MASTER=FINO-PC	SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT	12 OF 154
NONE			

PP1V2_ALL VOLTAGE REGULATOR




NOTE:
SET OUTPUT=1.22-1.23V
IRU3037ACS VREF=0.8VDC
VOUT=VREF*(R1003+R1005)/R1005=1.22-1.23VDC

POWER BUDGET CURRENT OF TOTAL RAILS
3.2A PEAK
2.6A CONTINUOUS

PP1V2_PWRON FET SWITCH


PEAK CURRENT 1.3A
1.0A CONTINUOUS



PP1V2_PWRON COMES UP BEFORE GPU_POWERUP_L SO THAT SHASTA CORE GETS POWER BEFORE ANYTHING ELSE

PP1V2_RUN FET SWITCH

PEAK CURRENT 1.3A IF KODIAK 1.2V CAN BE TURNED OFF IN SLEEP. 0.6A/M33 0.0A/M23 IF NOT



1.2V Vreg

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT	13 OF 154
NONE			

PP2V5_ALL VOLTAGE REGULATOR




NOTE:
SET OUTPUT=2.5V
IRU3037CS VREF=1.24VDC
 $V_{OUT} = V_{REF} * (R1581 + R1582) / R1581 + 1 = 5.505VDC$
POWER BUDGET CURRENT OF TOTAL RAILS
0.2A PEAK
0.1A CONTINUOUS

PP2V5_PWRON FET SWITCH
PEAK CURRENT 0.1A



PP2V5_RUN FET SWITCH
PEAK CURRENT 0.1A



2.5V Vreg

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT	15 OF 154
NONE			



5V & 3.3V Fets

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	16 OF 154
NONE		

Page Notes

Power aliases required by this page:


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- VESTA1V2_BURST / VESTA1V2_PULSE
Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

VESTA JTAG

139 132 17 7 =PP3V3_ENETFW

VESTA HAS INTERNAL PULLUPS. MLB
PULLUPS MAY BE NOSTUFFED IN EVT.



TP_JTAG_VESTA_TCK
TP_JTAG_VESTA_TDI
TP_JTAG_VESTA_TDO
TP_JTAG_VESTA_TMS
TP_JTAG_VESTA_TRST_L

MAKE_BASE=TRUE
MAKE_BASE=TRUE
MAKE_BASE=TRUE
MAKE_BASE=TRUE
MAKE_BASE=TRUE

=JTAG_VESTA_TCK 17
=JTAG_VESTA_TDI 17
=JTAG_VESTA_TDO 17
=JTAG_VESTA_TMS 17
=JTAG_VESTA_TRST_L



M23: ADDED C1726 AND C1744 PER BROADCOM RECOMMENDATIONS

139 132 7 =PP1V2_ENETFW
L1700
FERR-EMI-600-OHM
MIN_LINK_WIDTH=0.50 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=1.2V

M23: PP3V3_ENETFW IS AN ALL RAIL

139 132 17 7 =PP3V3_ENETFW

R1750
10K
5%
1/16W
MF-LP
402

M23: PP3V3_ENETFW IS AN ALL RAIL

139 132 17 7 =PP3V3_ENETFW

R1751
47K
5%
1/16W
MF-LP
402

VESTA RESET RC

C1750
10uF
10%
6.3V
CERM
402

NOSTUFF
R1720
0

ENETFW RESET 1 2

1/16W
MF-LP
402

To keep Vesta from being held
in reset when system is off
NOTE: Reset GPIO is active HIGH

VESTA MISC



U1701
VESTA-V1.3
FPGA-200-LP
1 OF 3

IPD 2.5V_EN M3

TP VESTA 2.5V_EN

REGSUP1 E1 TP VESTA REGSUP1
REGSEN1 F1 TP VESTA REGSEN1
REGCTL1 G5 TP VESTA REGCTL1

REGSUP2 E2 TP VESTA REGSUP2
REGSEN2 F2 TP VESTA REGSEN2
REGCTL2 G4 TP VESTA REGCTL2



2.5V_EN
0 - OVDD=3.3V
1 - OVDD=2.5V
WHEN OVDD=2.5V GMII PINS ARE NOT 3.3V TOLERANT

Vesta Core / Misc

SYNC_MASTER=FINO-HC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	17	154

D

C

B

A

D


C

B

A


SHASTA ALIASES

PCI_RESET_L IS AN 'AND' OF SB_PCI_RESET_L (SB)
AND SYS_IO_RESET_L (SMU)




SHASTA JTAG


THESE PINS HAVE INTERNAL PULLUPS OR PULLDOWNS
TP JTAG SB TCK
TP JTAG SB TDI
TP JTAG SB TDO
TP JTAG SB TMS



SHASTA GPIO TERMINATIONS
(SOME OF THESE ARE NOSTUFF
ON PAGE 24)




KODIAK JTAG_TRST PULLED HIGH
TO ALLOW SMU DEBUG ACCESS




C2055 ADDED FOR KODIAK RAM DECOUPLING
PAGE 58 IS SHORT ONE CAP

KODIAK ALIASES



POWER/TEST/MISC



KODIAK & SHASTA MISC

SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	20	154



Page Notes

Power aliases required by this page:

- =PP3V3_PWRON_SB_PCI64 (VIO1) (TO 5V OR 3.3V)
- =PP3V3_PWRON_SB_PCI32 (VIO2) (TO 5V OR 3.3V)
- =PP3V3_PWRON_SB
- =PP2V5_PWRON_SB
- =PP1V2_PWRON_SB_VCORE

NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. CONNECT VIO2 TO appropriate PCI bus voltage and VIO1 TO SAME IF 64-BIT PCI, otherwise 3.3V.

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

Power Sequencing:

Must power Shasta VCore rail before any other Shasta supplies.

Shasta Core Power	
SYNC_MASTER=Q63	SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT	OF
NONE		23	154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
I2S0_TO_SB		I2S0_DEV_TO_SB_DTI
I2S0_TO_DEV		I2S0_SB_TO_DEV_DTO
I2S0_TO_DEV	AUDIO	I2S0_MCLK
I2S0_BIDIR		I2S0_BITCLK
I2S0_BIDIR		I2S0_SYNC
I2S1_TO_SB		I2S1_DEV_TO_SB_DTI
I2S1_TO_DEV		I2S1_SB_TO_DEV_DTO
I2S1_TO_DEV	0.25mm SPACING	I2S1_MCLK
I2S1_BIDIR		I2S1_BITCLK
I2S1_BIDIR		I2S1_SYNC
I2S2_TO_SB		I2S2_DEV_TO_SB_DTI
I2S2_TO_DEV		I2S2_SB_TO_DEV_DTO
I2S2_TO_DEV	0.25mm SPACING	I2S2_MCLK
I2S2_BIDIR		I2S2_BITCLK
I2S2_BIDIR		I2S2_SYNC
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALI
	0.38mm SPACING	SB_CLK18M_XTALO
	0.38mm SPACING	SB_CLK18M_XTALO_R
SB_CLK25M_ATA	0.38mm SPACING	SB_CLK25M_SATA
P3MM SPACING		NB_TO_SB_INT
P3MM SPACING		SB_CPU_A0_INT_L
P3MM SPACING		SB_CPU_A1_INT_L
P3MM SPACING		SB_CPU_B0_INT_L
P3MM SPACING		SB_CPU_B1_INT_L
P3MM SPACING		PCI_AIRPORT_INT_L
P3MM SPACING		PCI_USB2_INT_L
P3MM SPACING		I2S0_RESET_L
P3MM SPACING		I2S1_RESET_L
P3MM SPACING		I2S2_RESET_L
P3MM SPACING		MB_SLOT_RESET_L
P3MM SPACING		NB_SLOT_RESET_L
P3MM SPACING		SB_CPU_A0_SRESET_L
P3MM SPACING		SB_CPU_A1_SRESET_L
P3MM SPACING		SB_CPU_B0_SRESET_L
P3MM SPACING		SB_CPU_B1_SRESET_L

Page Notes

Power aliases required by this page:


```
- _PP3V3_PCI - _PP3V3_PWRON_SB
- _PP2V5_PWRON_SB - _PP1V2_PWRON_SB
```

Signal aliases required by this page:





BOM options provided by this page:

- PCI_64BIT: Configures Shasta for 64-bit PCI





NOTE: XGC required for Shasta GPIOs



NorthBridge / SouthBridge MPIC Routing



SPEC SHOWS LOAD CAPACITANCE OF 16PF FOR 197S0004



Shasta Serial / Misc

SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	24	154



APPLE COMPUTER INC.



PLACE ALL 0-OHM SERIES RESISTORS
ON THIS PAGE NEAR PULSAR

QUASAR CLOCKS ARE RESISTOR DIVIDED DOWN
TO 1.8V ON QUASAR PAGES

LAST MODIFIED: APR 26, 04

PULSAR2 CLOCKS

SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	26	154

D

D

Page Notes

Power aliases required by this page:

- PP3V3_ALL_SMU
- PP3V3_ALL_RTC
- PP3V3_PWRON_SMU
- PPVREF_SMU (SMU AVCC OR 2.5V REFERENCE)

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

NOTE: CPU current/voltage monitoring (CPU_SENSE_I/CPU_SENSE_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND_SMU_AVSS. SMU_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.

NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND_SMU_AVSS). None of those capacitors are provided on this page.

NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.

NOTE: Pinout matches SMU pinout v1.51.

C

C

B

B

A


A

Alternate Functions



System Management Unit

Tower & Server			
Port		Port	
31 28 CPU VID<0>	6.0	SAT MRESET L	
31 28 CPU VID<1>	6.1	CPU A INSERTED L	
31 28 CPU VID<2>	6.2	CPU B INSERTED L	
31 28 I2C SMU CPU SDA IN	7.3	SMU FAN PWM8	
31 28 I2C SMU CPU SCL IN	7.4	SMU FAN PWM9	
31 28 I2C SMU A SDA IN	3.0	I2C SMU A SDA	31 39
31 28 I2C SMU A SDA OUT L	3.1	I2C SMU A SCL	31 39

Real Time Clock



SMU Pull-ups / pull-down



System Management Unit

SYNC_MASTER=Q63

SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE

D

DRAWING NUMBER

051-6790

REV.

08

SCALE


NONE

SHT

28

OF

154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11483921	1	RES, 39.2 OHM, 1%, 402	R2903	20_INCH_LCD

SMU SUPPLEMENTAL (2)

SYNC_MASTER=FINO-MS

SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE


SIZE: D

DRAWING NUMBER: 051-6790

SHT: 29

REV.: 08

OF 154



SMU ALIASES

ALIASES ARE ONLY NECESSARY WHERE USE DIFFERS FROM Q63.

COMMENT (ONLY IF USE DIFFERS FROM Q63)	M23 NET NAME	M23 SMU ALLOCATION	Q63 NET NAME (SHARED PAGE)
--	--------------	--------------------	----------------------------

Q63 NC'S THESE AS IT USES A SAT.

M23/M33 DOESN'T HAVE THOSE FANS.

Q63 USES SMU_SER_SEL FOR SPDIF-SMU-DEBUG. NOT M23/M33 FEATURE.
M23/M33 DOESN'T USE. P1.0 NC ON PG 7.

SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.

M23/M33 DOESN'T USE P1.4. NC ON PG 7.

CPU_VID_LE0 FOR Q82. NOT M23/M33 FEATURE.
CONSIDER DOOR_AJAR FOR M23/M33 DIMM ACCESS DOOR?
CPU_VID_LE1 FOR Q82. NOT M23/M33 FEATURE.
M23/M33 DOESN'T HAVE THIS FAN.

M23/M33 DOESN'T HAVE FAN TACHS P2.5, P2.6, P2.7.
M23/M33 USES TACH0 (P2.2), TACH1 (P2.3), TACH2 (P2.4) ONLY.

M23/M33 ONLY CONNECTS I2C TO KODIAK NOW; CPU HAS PULLUPS ON ITS PG.

Q63 USE OF P7.2 IS PWM FAN

SELECT BETWEEN CPU OR NB TMS AND TDO FROM/TO SMU

M23/M33 DOESN'T HAVE THIS FAN (P7.4)
M23/M33 USES FAN_RPM0 (P7.3), FAN_RPM1 (P7.5), FAN_RPM2 (P7.7) ONLY.

M23/M33 DOESN'T NEED TO MAKE VDNAP0 DO TRIPLE-DUTY.


Q63 USE OF P9.1 IS TACH 8.

SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.
M23/M33 HAS NO SLOTS.

CPU_SENSE_I0	P0.0				
CPU_SENSE_V0	P0.1				
CPU_TEMP0	P0.2				
CPU_BYPASS	P0.3				
NC SMU FAN RPM3	FAN_CNTLO_4	P0.4		SMU FAN RPM3	28
NC SMU FAN RPM4	FAN_CNTLO_5	P0.5		SMU FAN RPM4	28
NC SMU FAN RPM5	FAN_CNTLO_6	P0.6		SMU FAN RPM5	28
NC SMU SER_SEL	SMU_SCCL_SEL	P0.7		SMU SER_SEL	28
	CPU_SENSE_I1	P1.0			
	CPU_SENSE_V1	P1.1			
	CPU_TEMP1	P1.2			
	PS1_3	P1.3			
	PS1_4	P1.4			
	POWERFAIL*	P1.5			
NC SMU CPU VID_LE0	CPU_VID_LE0	P1.6		SMU FAN TACH9	28
NC SYS DOOR_AJAR_L	DOOR_AJAR*	P1.7		SYS DOOR_AJAR_L	28
NC SMU CPU VID_LE1	CPU_VID_LE1	P2.0		SMU FAN TACH6	28
NC SMU FAN TACH7	FAN_TACH2_1	P2.1		SMU FAN TACH7	28
	FAN_TACH2_2	P2.2			
	FAN_TACH2_3	P2.3			
	FAN_TACH2_4	P2.4			
NC SMU FAN TACH3	FAN_TACH2_5	P2.5		SMU FAN TACH3	28
NC SMU FAN TACH4	FAN_TACH2_6	P2.6		SMU FAN TACH4	28
NC SMU FAN TACH5	FAN_TACH2_7	P2.7		SMU FAN TACH5	28
I2C SMU A SDA	IIC_A_DAT	P3.1		I2C SMU A SDA IN	28
I2C SMU A SCL	IIC_A_CLK	P3.1		I2C SMU A SDA OUT L	28
SMU JTAG TDI	TDI	P3.2		I2C SMU A SCL IN	28
SMU JTAG TCK	TCK	P3.3		I2C SMU A SCL OUT L	28
	IIC_E_DAT	P3.4			
	IIC_E_CLK	P3.5			
	DIAG_LED	P3.6			
	OVERTEMP*	P3.7			
	CPU_VID[0]	P6.0			
	CPU_VID[1]	P6.1			
	CPU_VID[2]	P6.2			
	CPU_VID[3]	P6.3			
	CPU_VID[4]	P6.4			
	CPU_VID[5]	P6.5			
	DEBUG_RXD	P6.6			
	DEBUG_TXD	P6.7			
	IIC_B_DAT	P7.0			
	IIC_B_CLK	P7.1			
SMU CPU NB_SEL	CPU_TMS	P7.2		I2C SMU CPU SDA IN	28
	FAN_CNTNL7_3	P7.3			
NC I2C SMU CPU SCL IN	FAN_CNTNL7_4	P7.4		I2C SMU CPU SCL IN	28
	FAN_CNTNL7_5	P7.5			
	VDNAP2	P7.6			
	FAN_CNTNL7_7	P7.7			
	SYSTEM_LED	P8.0			
	NB_RESET*	P8.1			
	PME*	P8.2			
SB VDNAP0	VDNAP0	P8.3		SB CPU VDNAP0 OR QREQ OR SPDIF	28
	SLEWING*	P8.4			
SMU JTAG TMS	NB_TMS	P8.5		I2C SMU CPU SDA OUT L	28
	POWERUP*	P8.6			
	SLEEP	P8.7			
	CLK_RESET*	P9.0			
CPU HRESET	CPU_HRESET	P9.1		SMU FAN TACH8	28
	SMU_DOORBELL*	P9.2			
	STOP_XTAL*	P9.3			
	PS9_5	P9.5			
	PS9_6	P9.6			
NC SLOT TOTAL PWR	SLOT_TOTAL_PWR	P9.7		SYS_SLOT_PWR	28
	VDNAP1	P10.0			
	IO_RESET*	P10.1			
	SUSPEND_ACK*	P10.2			
	SUSPEND_IO_ACK*	P10.3			
	SUSPEND_REQ*	P10.4			
	PWR_BUTTON*	P10.5			
	RST_BUTTON*	P10.6			
SMU JTAG TDO	TDO	P10.7		I2C SMU CPU SCL OUT L	28

CPU VID<0:5>

VID CONTROLLED BY SMU



SMU SUPPLEMENTAL (4)

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	31 OF 154
NONE		




Fan 0, 1 & System Temp


SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	32
			154








PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0920	353S0867		U4310	PERICOM ANALOG SWITCH

QREQ_L AND SUSPENDREQ_L AND HACK
SAME AS Q45



CPU EI AND IO

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		43	154







CPU POWER AND BYPASS

SYNC_MASTER=FINO-MS

SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6790		08
SCALE		SHT	OF	
NONE		48	154	



PROC DECOUPLING

SYNC_MASTER=FINO-MS

SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6790

REV.

08

SCALE


NONE


SHT

49

OF

154





CPU Vcore MORE BYPASS

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
	SCALE	SHT	
	NONE	52 OF 154	



CPU AVDD VREG

SYNC_MASTER=FINO-MS

SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6790

REV.

08

SCALE


NONE


SHT


54

OF

154







KODIAC NBMEM PWR & CAPS

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT		OF
	NONE		58 154



Kodiak Memory Dq/Ctl

SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER		REV.
	D	051-6790	08
SCALE	SHT		OF
	NONE	59	154

KODIAK MEMORY INTERFACE





Main Memory Clock Buffer

SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	62	154



Memory Dimm A

SYNC_MASTER=FINO-RT

SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT	OF
NONE		67	154





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
333T0032	4	IC,SDRAM,DDR2,512MBIT,X8	U6900,U6910,U6920,U6930	
333T0032	4	IC,SDRAM,DDR2,512MBIT,X8	U7040,U7050,U7060,U7070	

On-Board DDR SDRAM

SYNC_MASTER=FINO-RT

SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6790

REV.

08

SCALE


NONE

SHT

69

OF

154



On-Board DDR SDRAM

SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SCALE NONE	SHT 70	OF 154





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
338S0239	1	IC,RV370 XT, GRAPHICS CTLR	U8400	RV370XT
338S0244	1	IC,RV380 XT, GRAPHICS CTLR	U8400	RV380XT

REMOVED COMPLIANCE TEST POINTS
FINO WILL PLACE COUPLING CAPACITORS ON RECEIVING SIDE
(THIS IS ALLOWED FOR CHIP TO CHIP PCIe)
CAP PAD CAN BE USED FOR COMPLIANCE TEST

GROUND VIAS FOR LAYER TRANSITIONS

97 82 9	CLK_PCIE_SLOTA_P<0>	AE27	PCIE_REFCLKP
97 82 9	CLK_PCIE_SLOTA_NF<0>	AE27	PCIE_REFCLKN
97 82 9	PCIE_NB_TO_SLOTA_P<0>	AH30	PCIE_RX0P
97 82 9	PCIE_NB_TO_SLOTA_N<0>	AG30	PCIE_RX0N
97 82 9	PCIE_NB_TO_SLOTA_P<1>	AG29	PCIE_RX1P
97 82 9	PCIE_NB_TO_SLOTA_N<1>	AE29	PCIE_RX1N
97 82 9	PCIE_NB_TO_SLOTA_P<2>	AE29	PCIE_RX2P
97 82 9	PCIE_NB_TO_SLOTA_N<2>	AE30	PCIE_RX2N
97 82 9	PCIE_NB_TO_SLOTA_P<3>	AD30	PCIE_RX3P
97 82 9	PCIE_NB_TO_SLOTA_N<3>	AD29	PCIE_RX3N
97 82 9	PCIE_NB_TO_SLOTA_P<4>	AC29	PCIE_RX4P
97 82 9	PCIE_NB_TO_SLOTA_N<4>	AB29	PCIE_RX4N
97 82 9	PCIE_NB_TO_SLOTA_P<5>	AB30	PCIE_RX5P
97 82 9	PCIE_NB_TO_SLOTA_N<5>	AA30	PCIE_RX5N
97 82 9	PCIE_NB_TO_SLOTA_P<6>	AA29	PCIE_RX6P
97 82 9	PCIE_NB_TO_SLOTA_N<6>	Y29	PCIE_RX6N
97 82 9	PCIE_NB_TO_SLOTA_P<7>	W29	PCIE_RX7P
97 82 9	PCIE_NB_TO_SLOTA_N<7>	W30	PCIE_RX7N
97 82 9	PCIE_NB_TO_SLOTA_P<8>	V30	PCIE_RX8P
97 82 9	PCIE_NB_TO_SLOTA_N<8>	V29	PCIE_RX8N
97 82 9	PCIE_NB_TO_SLOTA_P<9>	T29	PCIE_RX9P
97 82 9	PCIE_NB_TO_SLOTA_N<9>	T30	PCIE_RX9N
97 82 9	PCIE_NB_TO_SLOTA_P<10>	R30	PCIE_RX10P
97 82 9	PCIE_NB_TO_SLOTA_N<10>	R29	PCIE_RX10N
97 82 9	PCIE_NB_TO_SLOTA_P<11>	P29	PCIE_RX11P
97 82 9	PCIE_NB_TO_SLOTA_N<11>	N29	PCIE_RX11N
97 82 9	PCIE_NB_TO_SLOTA_P<12>	M29	PCIE_RX12P
97 82 9	PCIE_NB_TO_SLOTA_N<12>	M30	PCIE_RX12N
97 82 9	PCIE_NB_TO_SLOTA_P<13>	L29	PCIE_RX13P
97 82 9	PCIE_NB_TO_SLOTA_N<13>	L30	PCIE_RX13N
97 82 9	PCIE_NB_TO_SLOTA_P<14>	K29	PCIE_RX14P
97 82 9	PCIE_NB_TO_SLOTA_N<14>	K30	PCIE_RX14N
97 82 9	PCIE_NB_TO_SLOTA_P<15>	J30	PCIE_RX15P
97 82 9	PCIE_NB_TO_SLOTA_N<15>	J29	PCIE_RX15N

GPU PCIe	
SYNC_MASTER=FINO-DD	SYNC_DATE=MASTER
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT	OF
NONE		84	154

D

C

B

A

D

C

B

A

8

7

6


5

4

3

2

1



8

7

6

5


4

3

2

1

GPU Core Power			
SYNC_MASTER=FINO-DD		SYNC_DATE=MASTER	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		86	154



GPU Frame Buffer

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER


NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM A

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

D 051-6790 08

SCALE NONE SHT 89 OF 154



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM B

SYNC_MASTER=FINO-DD

SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

D

051-6790

08

SCALE

NONE

SHT




90

OF







154

ATI STRAPS

APPLE GPIOS




MEMORY STRAPS



GPU Straps		
SYNC_MASTER=FINO-DD		SYNC_DATE=MASTER
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT	OF
NONE		92	154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0131	1	RES,130 OHM,1/16W,1%,0402	R9373	RV370XT
114S0134	1	RES,140 OHM,1/16W,1%,0402	R9373	RV380XT

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0131	1	RES,130 OHM,1/16W,1%,0402	R9373	RV370XT
114S0134	1	RES,140 OHM,1/16W,1%,0402	R9373	RV380XT

GPU DVI & DACs

SYNC_MASTER=FINO-DD

SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6790

REV.

08

SCALE


NONE

SHT


93

OF

154



[illegible]



Page Notes

Power aliases required by this page:
=PP2V5_PWRON_HT
=PP1V2_PWRON_HT

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- SB_HT_200M

Stuffs resistor to select 200MHz HT I/F.

Shasta HyperTransport

SYNC_MASTER=Q63

SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		103	154



PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT
AD<27> IS IDSEL FOR USB

PCI SERIES TERMINATION

SYNC_MASTER=FINO-EG

SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D

DRAWING NUMBER 051-6790

REV. 08

SCALE NONE

SHT 120

154

```
PCI_CLK33M_AIRPORT 26 121
```



```
Power aliases required by this page:
- _PP3V3_PCI

Signal aliases required by this page:
- _PCI_CLK33M_AIRPORT (33MHz PCI clock)

BOM options provided by this page:
(NONE)


PCI Devices implemented on this page:
AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does
not support PME#.
```



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6790	REV. 08
SCALE NONE	SHT 121	OF 154



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	CLOCKS	
=PCI_CLK33M_USB2		27 122

Page Notes

Power aliases required by this page:

- _PPVIO_PCI (to 3.3V or 5V)

Signal aliases required by this page:

- _PCI_CLK33M_USB2 (33MHz PCI clock)

BOM options provided by this page:

(NONE)

PCI Devices implemented on this page:

AD27 (slot "G") - USB2 (0x1033/0x0035)


NOTE: This USB2 implementation supports D3cold.

Q63 APPLICATION OF POWER NET "=PPVIO_PCI_USB2" IS PP3V3_RUN

ALL NETS TO FUNCTIONAL TEST PAGE

USB 2.0 PCI Interface		
SYNC_MASTER=Q63		SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT	OF
NONE		122	154



BootROM

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE D DRAWING NUMBER 051-6790 REV. 08

SCALE NONE SHT 125 OF 154




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	125	154




SATA CONNECTOR




SATA PORT1 IS NOT USED IN M23/M33:NO TEST

- SATA TXD P2 == NC_SATA_TXD_P2_6 MAKE_BASE=TRUE
- SATA TXD N2 == NC_SATA_TXD_N2_6 MAKE_BASE=TRUE
- SATA RXD N2_C == NC_SATA_RXD_N2_C_6 MAKE_BASE=TRUE
- SATA RXD P2_C == NC_SATA_RXD_P2_C_6 MAKE_BASE=TRUE



4-12-05
ADD THESE GROUND VIAS NEAR EACH LAYER JUMP FOR THE SATA DIFF PAIRS. ONE GND VIA PER SIGNAL VIA, AND PLACE GND VIA NO CLOSER THAN 0.152MM TO SIGNAL VIA.

PATA CONNECTOR



PLACE CC909/CC910 CLOSE TO JC901 FOR PP5V_PATA. APPLY A WIDE TRACE SHAPE FROM JC901 TO CC909/CC910. MIN NECK & MIN LINE WIDTH ARE CONTROLLED BY PP5V_RUN 1MM / 0.6MM.

	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NO_TEST	
129 127 9	UATA_DD<15..8>	UATA_NETPH	UATA_NETSPA			UATA_DD<15..8>
129 127	UATA_DD<7>	UATA_NETPH	UATA_NETSPA			UATA_DD<7>
129 127 9	UATA_DD<6..0>	UATA_NETPH	UATA_NETSPA			UATA_DD<6..0>
129 127 9	UATA_DA<2..0>	UATA_HOST	UATA_NETSPA			UATA_DA<2..0>
129 127	UATA_CS0_L	UATA_HOST	UATA_NETPH	UATA_NETSPA		UATA_CS0_L
129 127	UATA_CS1_L	UATA_HOST	UATA_NETPH	UATA_NETSPA		UATA_CS1_L
129 127	UATA_HSTROBE	UATA_HOST	UATA_NETPH	UATA_NETSPA		UATA_HSTROBE
129 127	UATA_STOP	UATA_HOST	UATA_NETPH	UATA_NETSPA		UATA_STOP
129 127	UATA_DMACK_L	UATA_HOST_R	UATA_NETPH	UATA_NETSPA		UATA_DMACK_L
129 127	UATA_RESET_L	UATA_RESET_L	UATA_NETPH	UATA_NETSPA		UATA_RESET_L
129 127	UATA_DSTROBE_R	UATA_DEV_R_C	UATA_NETPH	UATA_NETSPA		UATA_DSTROBE_R
129 127	UATA_DMARQ_R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		UATA_DMARQ_R
129 127	UATA_INTRO_R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		UATA_INTRO_R
129 127	UATA_DD_R<15..8>	UATA_NETPH	UATA_NETSPA			UATA_DD_R<15..8>
129 127	UATA_DD_R<7>	UATA_NETPH	UATA_NETSPA			UATA_DD_R<7>
129 127	UATA_DD_R<6..0>	UATA_NETPH	UATA_NETSPA			UATA_DD_R<6..0>
129 127	UATA_DA_R<2..0>	UATA_NETPH	UATA_NETSPA			UATA_DA_R<2..0>
129 127	UATA_CS0_L_R	UATA_NETPH	UATA_NETSPA			UATA_CS0_L_R
129 127	UATA_CS1_L_R	UATA_NETPH	UATA_NETSPA			UATA_CS1_L_R
129 127	UATA_HSTROBE_R	UATA_NETPH	UATA_NETSPA			UATA_HSTROBE_R
129 127	UATA_STOP_R	UATA_NETPH	UATA_NETSPA			UATA_STOP_R
129 127	UATA_DMACK_L_R	UATA_NETPH	UATA_NETSPA			UATA_DMACK_L_R
129 127	UATA_RESET_L_R	UATA_NETPH	UATA_NETSPA			UATA_RESET_L_R
129 127	UATA_DSTROBE	UATA_NETPH	UATA_NETSPA			UATA_DSTROBE
129 127	UATA_DMARQ	UATA_NETPH	UATA_NETSPA			UATA_DMARQ
129 127	UATA_INTRO	UATA_NETPH	UATA_NETSPA			UATA_INTRO
129 127	SATA_TXD_P1	SATA_TXD1	SATA		TRUE	SATA_TXD_P1
129 127	SATA_TXD_N1	SATA_TXD1	SATA		TRUE	SATA_TXD_N1
129 127	SATA_TXD_P1_C	SATA_TXD1	SATA	TX1C	TRUE	SATA_TXD_P1_C
129 127	SATA_TXD_N1_C	SATA_TXD1	SATA	TX1C	TRUE	SATA_TXD_N1_C
129 127	SATA_RXD_N1_C	SATA_RXD1	SATA		TRUE	SATA_RXD_N1_C
129 127	SATA_RXD_P1_C	SATA_RXD1	SATA		TRUE	SATA_RXD_P1_C
129 127	SATA_RXD_N1	SATA_RXD1	SATA	RX1C	TRUE	SATA_RXD_N1
129 127	SATA_RXD_P1	SATA_RXD1	SATA	RX1C	TRUE	SATA_RXD_P1

UATA FROM RPAKS TO JC901

UATA FROM SHASTA U2300 TO RPAKS

4-11-05: BOARD FILE HAS PHYSICAL/SPACING NAME ASSIGNMENT ALREADY FOR SATA DIFF PAIRS (CAP TO SHASTA). BUT NOT FOR THE SATA CAP TO CONNECTOR ROUTES, WHICH THE ABOVE ARE ADDED FOR THIS PURPOSE.
UATA TRACE IMPEDANCE ROUTE TO 50 OHMS

4-8-05
NOTES FOR SHARED PAGE 127
FOR M23/M33 CREATE A WIDE SHAPE FOR PP1V2_SATA_VDD AND THEN NECK DOWN TO THE DEFAULT VALUE WHEN NECESSARY. THE WIDTH/NECK PROPERTIES ON PAGE 127 ARE SET BY Q63 FOR SCHEMATIC SHARING.

LC700 CHANGED TO 155S0240 (600 OHM,0.2 OHM DCR,1A)
PREVIOUS ONE WAS 155S0031 (600 OHM,0.6 OHM DCR,0.2A)
PER TOKIN AMERICA PN: N2012Z601.

4-11-05.
PP1V2_ALL REG. IS SET TO BE 1.22V TO 1.23V AS NOTED ON THE 1.2 REG PAGE 13. THIS WILL HELP MITIGATE THE LOSS ACROSS THE Q1306 FET SI3326DV.

4-12-05.
UPDATED AC COUPLING CAPS FOR SATA JC900.
ADDED DECOUPLING CAPS FOR JC901 PP5V_PATA NET.

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6790

REV.

08

SCALE

NONE

SHT

129

OF

154

Disk Connectors

SYNC_MASTER=M23-MB

SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



ENET SERIES TERM

SYNC_MASTER=FINO-HC

SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE
NONE


SIZE
D

DRAWING NUMBER
051-6790

SHT
130

REV.
08

154



Page Notes

Power aliases required by this page:

- =PP3V3_ENET
- =PP2V5_ENETFW
- =PP1V2_ENETFW

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

Net Spacing Type: ENET	
Line To Line:	0.38mm
Length Tolerance:	1.27mm
Primary Max Sep:	0.13mm
Secondary Max Sep:	2.54mm
Secondary Length:	12.70mm
NOTE: Target differential impedance for ENET data pairs is 100 ohms.	

Vesta Config Straps:

PHYA<4..0> - PHY Address Select
(Internal Pull-downs)

EN_10B - TBI Interface Select
1 - TBI/RTBI Mode
0 - GMII/RGMII Mode
(Internal Pull-down)

RGMIIEN - RGMII Enable
1 - RGMII/RTBI Mode
0 - GMII/TBI Mode
(Internal Pull-down)

FDX - Full-Duplex Select
Sets manual duplex mode bit
(Internal Pull-up)

F1000 - Speed Select
See table below
(Internal Pull-up)

SPD0 - Speed Select
See table below
(Internal Pull-down)

MANMS - Manual Master/Slave Configuration Select
Sets manual master/slave configuration enable bit
(Internal Pull-down)

HUB - Repeater Select
Sets Hub/DTE bit and master/slave configuration value bit
(Internal Pull-down)

ER - Edge Rate Select
1 - Rise time approx. 5 ns
0 - Rise time approx. 4 ns
(Internal Pull-down)

AN_EN - Auto-Negotiation Select
1 - Auto-negotiation enabled
0 - Auto-negotiation disabled
(Internal Pull-up)

TXC_RXC_DELAY
1 - If RGMII Mode enabled, RXC clock and GTXCLK are delayed by 1.9 ns
0 - No clock delay
(Internal Pull-down)

AN_EN	F1000	SPD0	Description
0	0	0	Force 10BASE-T
0	0	1	Force 100BASE-TX
0	1	X	Force 1000BASE-T (test use only)
1	0	0	Auto-negotiate advertise 10BASE-T
1	0	1	Auto-negotiate advertise 10/100BASE-TX
1	1	0	Auto-negotiate advertise 10/100/1000BASE-T
1	1	1	Auto-negotiate advertise 1000BASE-T

Vesta Ethernet PHY

SYNC_MASTER=Q63

SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-6790

REV. 08

SCALE NONE

SHT 132



OF 154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0253	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	17_INCH_LCD
514-0254	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	20_INCH_LCD

NET_PHYSICAL_TYPE		
ENET	ENET MDI P<0>	132 136
ENET	ENET MDI N<0>	132 136
ENET	ENET MDI P<1>	132 136
ENET	ENET MDI N<1>	132 136
ENET	ENET MDI P<2>	132 136
ENET	ENET MDI N<2>	132 136
ENET	ENET MDI P<3>	132 136
ENET	ENET MDI N<3>	132 136

PUT DEVELOPMENT LEDS ON TOP SIDE OF BOARD



ETHERNET CONNECTOR

SYNC_MASTER=FINO-HC

SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT	OF
NONE		136	154



Page Notes

Power aliases required by this page:

- =PPFW_PHY
- =PP3V3_FW
- =PP3V3_ENETFW
- =PP2V5_ENETFW
- =PP1V2_ENETFW

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- VESTA_DS_ONLY_ENO
- If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.
- VESTA_PWR_CLASS_0
- If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.

Net Spacing Type: FW

NOTE: Target differential impedance for FW data pairs is 110 ohms.

VESTA CONFIG STRAPS:

FW_PWR_CLASS_MSB - FIREWIRE POWER CLASS

- 1 - Sets Power Class to 0x4
- 0 - Sets Power Class to 0x0 (Internal Pull-up)

FW_DS_ONLY_P0 - PORT 0 DATA/STROBE

- 1 - Port 0 Data/Strobe mode only
- 0 - Port 0 Bilingual mode (Internal Pull-down)

Vesta FireWire PHY

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


USB2 P<0>	142	143
USB2 N<0>	142	143
USB2 P<1>	142	143
USB2 N<1>	142	143
USB2 P<2>	142	143
USB2 N<2>	142	143
USB2 P<3>	142	143
USB2 N<3>	142	143
USB2 P<4>	142	143
USB2 N<4>	142	143
NEC CLK30M XT1	142	
NEC CLK30M XT2	142	
NEC CLK30M XT2_R	142	

Power aliases required by this page: - =PF3V3_PWRON_USB
Signal aliases required by this page: (NONE)
BCM options provided by this page: (NONE)
Net Spacing Type: USB2
Line To Line: 0.50mm
Length Tolerance: 1.27mm
Primary Max Sep: 0.19mm
Secondary Max Sep: 2.54mm
Secondary Length: 12.70mm
NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

NC01	P7	TS_SB<0>
NC02	P8	TS_SB<1>
NC2	R3	TS_SB<2>
NC3	R4	TS_SB<3>
NC4	R5	TS_SB<4>
NC5	R6	TS_SB<5>
NC6	R7	TS_SB<6>
NC7	R8	TS_SB<7>
NC8	T1	TS_SB<8>
NC9	T2	TS_SB<9>
NC10	T3	TS_SB<10>
NC11	T4	TS_SB<11>
NC12	T5	TS_SB<12>
NC13	T6	TS_SB<13>
NC14	T7	TS_SB<14>
NC15	T8	TS_SB<15>
NC16	U1	TS_SB<16>
NC17	U2	TS_SB<17>
NC18	U3	TS_SB<18>
NC19	U4	TS_SB<19>
NC20	U5	TS_SB<20>
NC21	U6	TS_SB<21>
NC22	V1	TS_SB<22>
NC23	V2	TS_SB<23>
NC24	V3	TS_SB<24>
NC25	V4	TS_SB<25>
NC26	W1	TS_SB<26>
NC27	W3	TS_SB<27>
NC28	Y1	TS_SB<28>
NC29	Y3	TS_SB<29>



SYNC_MASTER=Q63	SYNC_DATE=05/18/2005
<p>NOTICE OF PROPRIETARY PROPERTY</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>	



SIZE	DRAWING NUMBER	REV.
D	051-6790	
SCALE	SHT	OF
NONE	142	154

Page Notes

Power aliases required by this page:

- _PP5V_PWRON_USB
- _PP5V_PWRON_UDASH
- _PP3V3_PWRON_UDASH
- _PP3V3_PWRON_BT

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.


BOM options provided by this page:
(NONE)

NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.




142 USB2_PWREN<0>	==	TP_USB2_PWREN<0>	6
142 USB2_PWREN<1>	==	TP_USB2_PWREN<1>	6
142 USB2_PWREN<2>	==	TP_USB2_PWREN<2>	6
142 USB2_PWREN<3>	==	TP_USB2_PWREN<3>	6
142 USB2_PWREN<4>	==	TP_USB2_PWREN<4>	6



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0247	3	USB RECEPTACLE,4P,UB1123-M23-4F	JE310,JE320,JE330	CRITICAL	17_INCH_LCD
514-0250	3	USB RECEPTACLE,4P,UB1123-M33-4F	JE310,JE320,JE330	CRITICAL	20_INCH_LCD

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE
PROVIDED BY	USB2	USB2_PORT1_F	USB2_USB2_PORT1_P_F
PROVIDED BY	USB2	USB2_PORT1_F	USB2_USB2_PORT1_N_F
USB CONTROLLER	USB2	USB2_PORT2_F	USB2_USB2_PORT2_P_F
USB CONTROLLER	USB2	USB2_PORT2_F	USB2_USB2_PORT2_N_F
USB CONTROLLER	USB2	USB2_PORT3_F	USB2_USB2_PORT3_P_F
USB CONTROLLER	USB2	USB2_PORT3_F	USB2_USB2_PORT3_N_F
	USB2	USB2_HUB_F	USB2_USB2_HUB_P_L<2>
	USB2	USB2_HUB_F	USB2_USB2_HUB_N_L<2>
	USB2	USB2_BNDI_F	USB2_USB2_P_L<3>
	USB2	USB2_BNDI_F	USB2_USB2_N_L<3>

External USB Ports



USB Device Interfaces

SYNC_MASTER=FINO-MB SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	143	154





Flash Connector

SYNC_MASTER=FINO-PC	SYNC_DATE=05/18/2005
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6790	REV. 0
SCALE NONE	SHT 145	OF 154



AUDIO: CODEC

SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT	OF
NONE		147	154






GAIN SETTINGS: +19DB
MODULATION SETTING: LOW EMI

GAIN AND SWITCHING FREQUENCY STUFF OPTIONS

AUDIO: SPEAKER AMP
SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		152	154



SPEAKER CABLE CONNECTOR
APPLE P/N 518S0249

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
514-0246	1	LINE IN CONNECTOR, 5.5 DEG	JF300	17_INCH_LCD
514-0260	1	COMBO OUT CONN, 4.5 DEG	JF303	17_INCH_LCD
514-0249	1	LINE IN CONNECTOR, 5.5 DEG	JF300	20_INCH_LCD
514-0261	1	COMBO OUT CONN, 4.5 DEG	JF303	20_INCH_LCD

LINE OUT PLUG DETECTS

AUDIO_LO_DET_L = LOW: PLUG INSERTED
AUDIO_LO_DET_L = HIGH: PLUG NOT INSERTED
AUDIO_LO_OPTICAL_PLUG_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED
AUDIO_LO_OPTICAL_PLUG_L = HIGH: ANALOG AUDIO PLUG INSERTED

AUDIO: CONNECTORS

SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	
NONE	153	154



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0655	353S0933		U9500	PCM3052

UNUSED GPIO TERMINATIONS

AUDIO: POWER SUPPLIES

SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		154	154